Systemverilog interfaces synthesizable

Started by Khalil, January 09, 2018, 10:20:05 AM

Previous topic - Next topic
Print
Go Down Pages1
User actions

Kieran

January 09, 2018, 10:20:05 AM
Hi, I have a silly question, are systemverilog interfaces synthesizable? Please help me with this message!
Print
Go Up Pages1
User actions